# Enhanced V<sup>2™</sup> and Inductor Current Sense Accuracy



http://onsemi.com

# APPLICATION NOTE

# Introduction

The use of Enhanced  $V^2$  control and inductor current sense for producing single and multi-phase buck converters is an established concept. There are several references one can review for a better understanding of this concept.

The intent of this document is to shed light on the accuracy one can expect to obtain with a given design. All of the error components and their relationship to the overall accuracy of the system are laid out for the user to see and understand. These errors are both random (independent statistically) and dependent (always present) and their combined contribution to the error budget of the design need to be considered.

To do this, we must generate the basics behind the design and then identify the error components.

# **Basic System Design**

The following block diagram in Figure 1 shows all of the components that contribute error to the output voltage of the converter:




Figure 1. Block Diagram of Enhanced System

The output voltage of the converter is given by the following relationship in terms of the factors in Figure 1. Each factor is also described.

$$\begin{split} V_{O} &= V_{f} - I_{b}(R_{a} + R'_{d}) - \frac{R_{a}(1 + sC_{b}R_{b})}{R_{b}(1 + sC_{a}R_{a})} \ V_{d} \\ V_{d} &= I_{o}A_{s}R_{I} \frac{(1 + s\frac{L}{R_{I}})}{(1 + sCR)} + V_{os} \\ R'_{d} &= R_{d} \left(1 + \frac{R_{a}}{R_{b}}\right) \end{split}$$

I<sub>b</sub> - Feedback Bias Current

V<sub>f</sub> - Feedback Voltage DAC/Offset Set Point

V<sub>i</sub> - Input Voltage

Vo - Output Voltage

V<sub>d</sub> - Current Sense Amp Output Voltage

Vos - Current Sense Amp Output Offset Voltage

R<sub>I</sub> – Inductor Resistance

As - Current Sense Amplifier Gain

Io - Output Load Current

N – Number of Phases

Another error factor to take into account is the output ripple, which is given by the following:

$$V_{\Gamma} = \frac{V_{O}}{(2f_{S} \cdot L)} \cdot \left(1 - \frac{NV_{O}}{V_{i}}\right) \cdot |Z_{O}(\omega = 2\pi N f_{S})|$$

 $|Z_0(\omega = 2\pi Nf_S)|$  – Output impedance of output capacitors at output ripple frequency.

Thus, combining all of the factors together, we get the following expression for the overall output voltage:

Let's define the design's output droop impedance  $(R_{oa})$  as follows:

$$\begin{split} \mathsf{R}_{0a} &= \mathsf{A}_{S} \mathsf{R}_{I} \, \frac{\mathsf{R}_{a} \, (1 + \mathsf{s} \mathsf{C}_{b} \mathsf{R}_{b})}{\mathsf{R}_{b} \, (1 + \mathsf{s} \mathsf{C}_{a} \mathsf{R}_{a})} \, \frac{(1 + \mathsf{s} \frac{\mathsf{L}}{\mathsf{R}_{I}})}{(1 + \mathsf{s} \mathsf{C} \mathsf{R})} \\ & \therefore \mathsf{V}_{0} = \mathsf{V}_{f} + \mathsf{V}_{f} - \mathsf{I}_{b} \, (\mathsf{R}_{a} + \mathsf{R}'_{d}) - \frac{\mathsf{R}_{a}}{\mathsf{R}_{b}} \, \mathsf{V}_{os} - \mathsf{I}_{o} \mathsf{R}_{oa} \\ & \mathsf{Let} \, \mathsf{C}_{b} \mathsf{R}_{b} = \mathsf{CR} \, \text{ and } \frac{\mathsf{L}}{\mathsf{R}_{I}} = \mathsf{C}_{a} \mathsf{R}_{a}. \\ & \mathsf{R}_{oa} \, (\mathsf{static}) = \mathsf{A}_{S} \mathsf{R}_{I} \frac{\mathsf{R}_{a}}{\mathsf{R}_{b}} \\ & \mathsf{R}_{oa} \, (\mathsf{dynamic}) = \mathsf{A}_{S} \frac{\mathsf{C}_{b}}{\mathsf{C}_{a}} \, \frac{\mathsf{L}}{\mathsf{CR}} \end{split}$$

Notice that  $R_{oa}$  is dependent on different factors depending on if the output is static or dynamic. The static value will determine the set point of the output load line based on the average output load current ( $I_o$ ) and the dynamic value determines how the output load line tracks changing output currents ( $\Delta I_o$ ). More on this impact to the accuracy of the output later. First we must introduce the load line and its associated parameters.

# **Output Load Line**

Figure 2 shows a typical load line and the design parameters that describe it. It is this load line that one designs to and it is specified for the design:




Figure 2. Output Load Line Characteristics

One needs to determine the load line characteristics based on the platform. Then the following terms can be computed:

$$\begin{array}{l} \text{V}_{out} \text{ (loadline)} &= \text{V}_{nl} - \text{I}_{out} \text{R}_{o} \\ \text{V}_{e} &= \text{V}_{u} - \text{V}_{nl} = \text{V}_{fl} - \text{V}_{l} \\ \text{V}_{d} &= \text{V}_{nl} - \text{V}_{fl} \\ \text{R}_{o} &= \frac{\text{V}_{d}}{\text{I}_{m}} \\ \text{Droop voltage} &= \text{V}_{d} \\ \text{Droop resistance} &= \text{R}_{o} \end{array}$$

Before proceeding, let's define a new function called the error load line:

$$\begin{aligned} V_{err} &= V_{out} \text{ (loadline)} - V_{o} \\ &= (V_{nl} - V_{f} - I_{b}(R_{a} + R'_{d}) - \frac{R_{a}}{R_{b}} V_{os}) \\ &- I_{o}(R_{o} - R_{oa}) + V_{r} \end{aligned}$$

From this expression, we can see there is a term dependent on output current and one that is not, as well as the ripple term. Let's analyze the constant term in more detail. The components of the initial set point error (constant term) are as follows:

$$\begin{array}{lll} \epsilon_{Vf} V_f & - & \text{Feedback Voltage DAC Set Point Error} \\ \epsilon_{ib} l_b (R'_d + R_a) & - & \text{Feedback Bias Current Error} \\ \epsilon_{ra} l_b (R'_d + R_a) & - & \text{Resistor (a) Error} \\ \epsilon_{rd} l_b (R'_d + R_a) & - & \text{Resistor (d) Error} \\ \hline \frac{R_a}{R_L} V_{OS} & - & V_{DRP} \ \text{Offset Error} \end{array}$$

Thus, we can define the no load error voltage as follows:

$$\sqrt{(\epsilon_{Vf}V_f)^2 + (\epsilon_{ib}^2 + \epsilon_{ra}^2 + \epsilon_{rd}^2)I_b^2(R_a + R_d')^2 + \left(\frac{R_a}{R_b} \ V_{os}\right)^2}$$

For the current dependent component, there are both static and dynamic errors. The static and dynamic droop resistance errors are described below (subscript on each error describes source of error).

#### NOTE:

Since the current information is summed over all phases, errors associated with components that are used on a per phase basis will be statistically reduced by the number of phases. These components are A<sub>s</sub>, L, R<sub>l</sub>, R and C. This factor is included in the following expressions, where N is the number of phases.

$$\begin{split} \Delta R_{0} \text{ (static)} &= \sqrt{\left(\frac{\epsilon_{as}^{2}}{N} + \frac{\epsilon_{rl}^{2}}{N} + \epsilon_{ra}^{2} + \epsilon_{rb}^{2}\right)} \\ & \cdot R_{0a}(\text{static}) + \epsilon_{rlt}(\text{T})R_{0a}(\text{static}) \\ \Delta R_{0} \text{ (dynamic)} &= \sqrt{\left(\frac{\epsilon_{as}^{2}}{N} + \epsilon_{cb}^{2} + \epsilon_{ca}^{2} + \frac{\epsilon_{l}^{2}}{N} + \frac{\epsilon_{c}^{2}}{N} + \frac{\epsilon_{r}^{2}}{N}\right)} \\ & \cdot R_{0a}(\text{dynamic}) \end{split}$$

The  $\varepsilon_{\text{rlt}}(T)$  term describes the temperature dependent function of the droop resistance (this will be analyzed later).

The error anywhere on the load line as a function of current depends on the static level you are at and the dynamic current step that got you there. The current step size is a function of where you started at and ended up. Based on never exceeding the maximum ( $I_{cc}$  max) or minimum ( $I_{cc}$  stop–grant), one can statistically describe the current step size as a function of these two parameters as follows:

$$\Delta I_0 = 0.7(I_{ccmax} - I_{ccstopgrant})$$

Thus, the error associated with the dynamic response of the system is basically independent of the static load current and can be given as:

$$V_{erodyn} = \Delta I_0 \Delta R_0$$
 (dynamic)

The static error term depends on the output current and is described as follows:

$$V_{erosta} = I_0 \Delta R_0$$
 (static)

# **Determining Temperature Dependence Function**

To analyze the temperature dependence of the design, we must first introduce a thermistor to compensate for the temperature dependent change of the inductor's resistance  $R_l$ . Figure 3 shows the design, which is to make  $R_a$  become an NTC based resistor with the same magnitude TC as copper:




Figure 3. Ra Replacement for Inductor Temperature Compensation

In this design, R<sub>t</sub> is an NTC thermistor, which is typically non–linear. The parallel combination of all three resistors is used to produce a value for R<sub>a</sub> that is nominally the correct value for the overall design at room temp and to have the same but opposite in sign TC as the copper wire of the inductor. The following expression shows the interaction of the temperature dependent components on the droop resistance:

$$R_{0a} = (R_{I}R_{a})\frac{(1 + s\frac{L}{R_{I}})}{(1 + sC_{a}R_{a})} \frac{A_{S}(1 + sC_{b}R_{b})}{R_{b}(1 + sCR)}$$

$$\frac{L}{R_{I}} = C_{a}R_{a} \Rightarrow (R_{I}R_{a}) = \frac{L}{C_{a}}$$

$$R_{I}R_{a} = R_{Io}(1 + \rho_{I}\Delta T) R_{ao}(1 - \rho_{a}\Delta T)$$

$$\approx R_{Io}R_{ao}[1 + (\rho_{I} - \rho_{a})\Delta T]$$

Testing has shown that this method of compensation tracks temperature changes to within  $\pm 20\%$  of actual.

#### Assuming:

- The inductors ΔT maximum is ±50C over all ambient and operating conditions.
- 2. The TC of annealed copper wire is 0.00383%/C.
- 3. The temperature compensation is good to  $\pm 20\%$  and statistically random.

We can conclude the error factor  $\epsilon_{rlt}(T) = \epsilon_{rt} = \pm 4\%$ . The correct expression now for  $\Delta R_o(\text{static})$  would be, where  $\epsilon_{rao}$  is the initial error associated with  $R_a$ :

$$\Delta R_0$$
 (static) =

$$\sqrt{\left(\frac{\epsilon_{as}^2}{N} + \frac{\epsilon_{rl}^2}{N} + \epsilon_{rao}^2 + \epsilon_{rb}^2 + \epsilon_{rt}^2\right)} R_0 \text{ (static)}$$

A side affect of this method of compensation is on the no load set point, since it is a function of  $(R'_d + R_a)$ .

$$\begin{split} R_{\text{nl}} &= R'_{\text{d}} \ + R_{\text{a}} = R'_{\text{d}} \ + R_{\text{a0}} \left( 1 - \rho_{\text{a}} \Delta T \right) \\ &= (R'_{\text{d}} \ + R_{\text{a0}}) (1 - \frac{R_{\text{a0}}}{(R'_{\text{d}} \ + R_{\text{a0}})} \rho_{\text{a}} \Delta T) \end{split}$$

We can generate an error term for  $R_{nl}$  based on the change in  $R_a$  and the error associated with  $R'_d$  (each being statistically random). Based on our assumptions, the term  $\rho a \Delta T = \pm 0.19$  and:

$$\epsilon_{rat} = \frac{R_{ao}}{(R'_{d} + R_{ao})} \rho a \Delta T \text{ and } \epsilon_{rd} = \frac{R'_{d}}{(R'_{d} + R_{ao})} \epsilon_{rdo}$$

The expression for the no load error now becomes:

V<sub>nlerr</sub> =

# **Determining Overall System Error**

The overall error function for the output can now be generated from all of the previous terms to yield the following:

$$V_{err} = V_r + \sqrt{V_{eronl}^2 + V_{erodyn}^2 + V_{erosta}^2}$$

All of the related factors involved for performing the calculation of the system error are described throughout this document. A spreadsheet for performing the system design and indicating the error associated with it has been created

for assisting in determining the error of the system. The following design example will demonstrate the results of a particular design.

# **Design Example**

Using the CS5323, a design for the Willamette FMB is produced. The spreadsheet shown in Figure 5 shows the load line requirements, the parameters and errors associated with the controller, and the design values for the components used in conjunction with the controller.






Figure 4. Design Example Spreadsheet

Figure 5 shows the circuit and Figure 6 shows the output error values as well as the design target and actual errors graphically.





	STATIC	
CURRENT	ERROR	ERROR
0	0	22.72
5	0.65	23.73
10	1.31	22.77
15	1.96	22.83
20	2.62	22.91
25	3.27	23.02
30	3.92	23.15
35	4.58	23.30
40	5.23	23.47
45	5.88	23.66
50	6.54	23.88
55	7.19	24.11
60	7.85	24.36

Figure 6. Design Example Output Error

It can be seen that the system design meets or exceeds the error requirements for the design.

# **Design Assistance**

A free design assistance spreadsheet is available on our website at:

http://www.onsemi.com/pub/Collateral/CS53X3DESIGN.XLS

# **Notes**

V<sup>2</sup> is a trademark of Switch Power, Inc.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

# Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.